February 22, 2008 by atchuth
The main point here to note is that verification is being done at 2 stages 1) during/end of design and after fab (where it is called design validation)
Logic Verification: Using software simulation/emulation
Design Validation: Verification using testers.
 | Eesha on A thought provoking forwa… |
 | Srikanth Perinkulam on So, what do I work on? |
 | ramya on Flat….well almost |
 | atchuth on Legacy junk code |
| Srikanth Perinkulam on Legacy junk code |
Error: Please make sure the Twitter account is public.
